Thursday, June 10, 2010

Synphony HLS adds support for Xilinx Virtex-6 FPGAs

Synphony HLS adds support for Xilinx Virtex-6 FPGAs

Programmable Logic DesignLine

Synopsys Inc. has added optimized support for Xilinx Virtex-6 FPGAs to its Synphony HLS (High Level Synthesis) product.

The company says it should provide Virtex-6 FPGA users with more automatic target-specific optimizations and architecture exploration from high level models and delivers up to 10X higher design and verification productivity than traditional RTL flows for communications and multimedia applications.

The Synphony HLS product generates optimised RTL for Virtex-6 FPGA implementation as well as testbench scripts to verify that the RTL implementation behaves exactly as the original model.

It also generates fixed-point C-models that can be used for system validation and functional verification. These features enable engineering teams to more rapidly create new designs or upgrade existing designs to Virtex-6 FPGAs.

The Synphony HLS product synthesises architecturally optimised RTL from high level models built from the Synphony HLS-optimised IP libraries. The high level synthesis engine also optimizes for the target FPGA technology by offering an advanced timing mode which accurately characterises operations on the Virtex-6 FPGA device using the Synopsys Synplify Pro and Synplify Premier logic synthesis tools.

This feature enhances mapping to the Virtex-6 FPGA’s on-chip resources such as hardware multipliers, accumulators and memories, improves the overall optimisation results and provides faster timing closure for Virtex-6 FPGAs.

Using the Synphony HLS product, engineers can create and explore algorithm implementation architectures much earlier in their projects. Users can provide constraints that specify the architectural transformations and optimisations that the Synphony HLS engine will use to generate RTL, RTL testbench scripts and C-models that can be used in a variety of system simulation environments and virtual prototypes.

This high level synthesis methodology allows designers to stay in their preferred algorithm modeling environment, eliminating the need to re-code and re-verify models and enabling early system-level validation and verification.

A Synphony HLS reference design is available which demonstrates the Synphony HLS flow into the Avnet Xilinx Virtex-6 FPGA DSP kit. The application is a digital up converter (DUC) and a digital down converter (DDC) for cellular basestations. The kit includes the Synphony high level model, MATLAB scripts for verification, and a suite of high level synthesis results showing architectural exploration on Virtex-6 devices.

It also includes implementations that map to the Virtex-6 ML605 FPGA board and run in real-time. The reference design will allow teams to be up and running with the Synphony HLS software and Virtex-6 FPGAs within hours.


Blog Archive

About Me

My photo
HD Multimedia Technology player